Introduction
One of the most important issues in the high-performance FinFET fabrication is the reduction of parasitic source-drain (SD) resistance (R p ) that is mainly determined by the narrow fin extension [1] . For reducing the R p , highly tilted angle and low-energy ion implantation (I/I) has been used to introduce impurities into the fin extension effectively [2] [3] [4] [5] . However, the highly tilted I/I technique becomes difficult with shrinking device size owing to the ion shadowing by adjacent fins or photoresist edges [3, 4] . In the case of a low tilted angle I/I, on the other hand, the implant atoms easily scatter out from the fin extension regions [6] , which results in the dopant loss. Hence, the optimization of fin extension I/I process is strongly required.
In this paper, the I ON -I OFF and R P of the n + -poly-Si gate n-channel FinFETs fabricated by changing extension I/I conditions including dose (D) and tilt angle (θ) are systematically compared and discussed.
Experimental results and discussion
Si-fin channels were fabricated by using the orientation-dependent wet etching on the (110) SOI wafers [7] . The n + -poly-Si gate length (L g ) was ranged from 50-175 nm. In the I/I process, arsenic (As) for fin extension with a fixed low-energy of 5-keV and phosphorus (P) for SD electrodes are used as shown in Fig. 1 . For impurity activation, RTA was performed at 900 o C for 2 s. An ideal rectangular Si-fin channel is confirmed from the STEM image as shown in Fig. 2 .
At first, we evaluated the I ON -I OFF at a fixed V d = 1 V. Since the actual V th is around -0.2 V as shown in Fig. 3(a) , in the evaluation of the I ON -I OFF , the V g range is shifted to the negative direction by 0.4 V. Next, we evaluated the R p by using the Terada's method [8] and by its modified implementation [1] . Figure 3 . Note that the best I ON -I OFF performance and lowest R p are obtained when the D is chosen to be 4E14 cm -2 . In the case of lower D of 1E14 cm -2 , the total impurities introduced into the fin extension regions should be smaller than those in the case of D = 4E14 cm -2 , which reasonably results in a higher R p . On the other hand, with further increasing D, in contrast, the I ON -I OFF and R p are deteriorated. It is speculated that the D = 8E14 cm -2 is high enough to cause amorphization, and the re-crystallization of the defected amorphous fin extension is insufficient, which results in the poor impurity activation and fluctuations in I ON -I OFF and R p [5] . This result implies that the implanted atoms scatter out from the upright thin fin extensions randomly [6] . As a result, the net impurities remained in the fin extension regions are different each other, which result in the marked fluctuations in R p as shown in Fig. 6(b) . . This value is comparable with the R' p = 0.53 kΩ-μm by the solid-phase-diffusion of phosphors from PSG, which is conformal and damage-free process [7] . This indicates that above I/I condition is almost optimized.
Conclusion
The low-energy tilted I/I for FinFET source-drain extension doping has been investigated thoroughly by fabricating a series of n + -poly-Si gate n-channel FinFETs with different I/I conditions. It is experimentally found that the best extension I/I condition is D = 4E14 cm (a) (b) Fig. 1 . SEM images of the fabricated FinFETs after (a) n + -poly-Si gate formation by ICP-RIE and (b) sidewall spacer formation. In the I/I process, arsenic (As) for extension with a fixed low-energy of E = 5-keV and phosphorus (P) for source-drain electrodes are used. 
